Computer Science ›› 2015, Vol. 42 ›› Issue (2): 127-130.doi: 10.11896/j.issn.1002-137X.2015.02.027

Previous Articles     Next Articles

Research on Hardware Optimization Implementation of TWINE

LI Lang, ZOU Yi, HE Wei-wei, LI Ren-fa and LIU Bo-tao   

  • Online:2018-11-14 Published:2018-11-14

Abstract: With the development of IOT,effective implement of lightweight cryptographic algorithms becomes a hot topic in recent years.TWINE encryption algorithm was proposed in 2011.It is a lightweight block cipher algorithm.TWINE is suitable for the security of encryption in the environment of the Internet of Things.The same round operation is achieved only once and repeated calls.TWINE algorithm has 36 operations in which the first 35 operations can be called repeatedly for the same structure.The original algorithm can be repeated up to 35 repeat calls,because the 36th operation has less confusing compared to the first 35 operations.36 cycle operation is called repeatedly.After that, a block is added.It makes the 36th operation of TWINE can not be re-implemented.A relatively simple algorithm of confusion inverse is added which makes the module highly multiplexed.FPGA experimental results show that area saves 2204 slices and speed increases 5 times than original TWINE.These can provide a reference to encryption researcher.

Key words: TWINE,Lightweight cryptographic algorithms,Optimization,FPGA implementation

[1] Suzaki T,Minematsu K,Morioka S,et al.TWINE:A lightweight,versatile block cipher[C]∥Proceeding of ECRYPT Workshop on Lightweight Cryptography.Louvain-la-Neuve,Belgium,2011:146-169
[2] oban M,Karako F,Boztas, .Biclique cryptanalysis ofTWINE[C]∥Proceeding of Cryptology and Network Security.Darmstadt,Germany,2012:43-55
[3] 陈佳康.密码学算法的优化与应用[D].北京:北京邮电大学,2013
[4] 惠越超,汪一鸣.基于S 盒优化的轻量级加密算法设计[J].通信技术,2010,3(5):103-106
[5] 何德彪,胡进,陈建华.基于FPGA的高速AES实现[J].华中科技大学学报:自然科学版,2010,8(2):101-104
[6] Kundi D S,Aziz A,Ikram N.Resource efficient implementation of T-Boxes in AES on Virtex-5 FPGA[J].Information Processing Letters,2010,110(10):373-377
[7] Li C Y,Chien C F,Hong J H,et al.An efficient area-delay pro-duct design for mixcolumns/ Invmixcolumns in AES[C]∥Proceeding of 2008 IEEE Computer Society Annual Symposium on VLSI.Montpellier,France,2008:503-506
[8] 李浪,李仁发,邹祎,等.PRESENT密码硬件语言实现及其优化研究[J].小型微型计算机系统,2013,4(10):2272-2275

No related articles found!
Viewed
Full text


Abstract

Cited

  Shared   
  Discussed   
No Suggested Reading articles found!