Computer Science ›› 2017, Vol. 44 ›› Issue (3): 70-72.doi: 10.11896/j.issn.1002-137X.2017.03.017

Previous Articles     Next Articles

Routing Algorithm Research on Heterogeneous Network on Chip

FANG Juan, LIU Shi-jian and LIU Si-tong   

  • Online:2018-11-13 Published:2018-11-13

Abstract: With the fast development of integrated circuits,the traditional buffered NoC,due to the increase of chip area overhead and energy consumption from the buffer,have made the bufferless routing technology receive widespread attention.By eliminating the buffer,the whole process of the pipeline is greatly simplified,performance is improved.But when the network load is very large,the data packets are repeatedly deflected or misrouted,causing the increase of the whole network latency,and system robustness is poor.According to the diversity of network running’s applications,heterogeneous networks as a relatively flexible network structure can effectively reduce the transmission latency and improve the system performance.In this paper,a new type of heterogeneous NoC which is combined with the bufferless NoC and the buffered NoC was mainly designed,and it matches the static routing algorithm and adaptive routing algorithm (AFC) for packet transmission.At the same time,a kind of optimized algorithm AFC-LP based on AFC was proposed,through the second arbitration for bufferless routing to further reduce the average latency of communication and improve the network performance.The result of experiments shows that comparing to the traditional buffered order X-Y routing algorithm,the proposed AFC_LP algorithm reduces the average of network latency by 28.4%,and improves the instructions per cycle (IPC) by 10.4%.

Key words: Heterogeneous network on chip,Bufferless routing,Routing algorithms

[1] SHAO J C.a study on the performance optimization of network on chip with accelerated network [D].Hangzhou:Zhejiang University,2014.(in Chinese) 邵景成.带加速网络的片上网络性能优化研究[D].杭州:浙江大学,2014.
[2] MISHRA A K,VIJAYKRISHNAN N,DAS C R.A case for heterogeneous on-chip interconnects for CMPs[C]∥Proceeding of the 2011 38th Annual International Symposium on Computer Architecture.San Jose,CA:IEEE,2011:389-399.
[3] JAFRI SAR,HONG Y J,THOTTETHODI M,et al.Adaptive flow control for robust performance and energy[C]∥Proceeding of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture.Atlanta,GA:IEEE,2010:433-444.
[4] FALLIN C,CARIK C,MUTLU O.CHIPPER:A low-complexity Bufferless Deflection Router[C]∥Proceeding of the 2011 IEEE 17th International Symposium on High Performance Computer Architecture.San Antonio,TX:IEEE,2011:144-155.

No related articles found!
Viewed
Full text


Abstract

Cited

  Shared   
  Discussed   
No Suggested Reading articles found!