Computer Science ›› 2018, Vol. 45 ›› Issue (1): 205-210.doi: 10.11896/j.issn.1002-137X.2018.01.036

Previous Articles     Next Articles

RESSP:An FPGA-based REconfigurable SDN Switching Architecture

HE Lu-bei, LI Jun-nan, YANG Xiang-rui and SUN Zhi-gang   

  • Online:2018-01-15 Published:2018-11-13

Abstract: SDN,which uses forwarding control separation architecture and centralized management control mechanism,can effectively meet the needs of different networks in different granularity control demand.When SDN teaching and innovation experiments are carried out by researchers in universities,a data plane is needed which can be felt and reprogrammed to support the principle demonstration and the independent research.However,the internal implementation process of traditional ASIC switch is opaque and the lookup architecture is fixed,and the processing speed of the software switch is low,so they can not fully support the research of the data plane.At present,the design of programmable data plane whith FPGA provides a feasible path to meet the diverse needs of different research scenarios.Although academia and industry have been done some preliminary attempt based on FPGA SDN switch design,but FPGA-based reconstructed switch architecture and design method still lack in-depth study,and it is difficult to achieve fine-grained module reconfigurable SDN processing.Therefore,the existing work is hard to reuse and is also unable to provide technical support to SDN data graphic design.This paper proposed a FPGA-based reconfigurable SDN switching architecture,namely RESSP.RESSP disassembles the packet processing into multiple modules which can be dynamically loa-ded.For specific application scenarios switches,a corresponding packet processing was designed by using FPGA to add,remove or replace the RESSP’s module.Based on the structure of RESSP,this paper implemented a prototype of SDN switch MiniSwitch and its management software.MiniSwitch verifies that RESSP can quickly reconstruct the corresponding SDN data plane for different scenarios,and meet the diverse processing requirements of SDN switches in different application scenarios.

Key words: Software defined networking,FPGA,Switching architecture,REconfigurable,Open source,Network teaching

[1] NADEAU T D,GRAY K.SDN:Software DeRESSPd Networks[M].O’Reilly Media,Inc,2013.
[2] BOSSHART P,GIBBZ G,KIMY H S,et al.Forwarding Metamorphosis:Fast Programmable Match-Action Processing in Hardware for SDN[J].ACM SIGCOMM Computer Communication Review,2013,43(4):99-110.
[3] Intel Ethernet Switch FM6000 Series[EB/OL].
[4] 电子发烧友.
[5] NAOUS J,ERICKSON D,COVINGTON G A,et al.Implementing an OpenFlow switch on the NetFPGA platform[C]∥Proceeding of the 4th ACM/IEEE Symposium on Architectures for Networking and Communication System.2008:1-9.
[6] HU C C,YANG J,GONG Z M,et al.DesktopDC:Setting AllProgrammable Data Center Networking Testbed on Desk [J].ACM SIGCOMM Computer Communication Review,2014,44(4):593-594.
[7] JIA C B,HUANG J F,SU Q,et al.OpenFlow Implementation on NetMagic Platform[J].Applied Mechanics & Materials,2012,198-199:516-522.
[8] CAO C Z,MAO J B,SUN Z G,et al.Method of NetMagic hardware development[J].Computer Engineering & Science,2014,6(9):1678-1683.(in Chinese) 曹成周,毛健彪,孙志刚,等.NetMagic平台硬件开发方法[J].计算机工程与科学,2014,36(9):1678-1683.
[9] FAST.
[10] ONF.OpenFlow Table Type Pattrns Version 1.0[S].2014.
[11] JAIN S,KUMAR A,MANDAL S,et al.B4:experience with a globally-deployed software defined wan[J].ACM SIGCOMM Computer Communication Review,2013,43(4):3-14.
[12] BOSSHART P,DALY D,GIBBY G,et al.P4:ProgrammingProtocol-Independent Packet Processors[J].Computer Communication Review:A Quarterly Publication of the Special Interest Group on Data Communication.2014,44(3):88-95.
[13] SONG H Y.Unaware Routing Protocol within OpenFlow2.0[J].Communications of the CCF,2015,1(11):35-41.
[14] The world’s fastest and most programmable networks[EB/OL].
[15] GIBB G,VARGHESE G,HOROWITZ M,et al.Design Principles for Packet Parsers[C]∥2013 ACM/IEEE Symposium on Architectures for Networking and Communications Systems (ANCS).2013:13-24.
[16] DNLAB.
[17] TECHCON A.Xilinx Introduces SDNet & ‘Softly’ DeRESSPdNetworks.
[18] Xilinx SDNet:A New Way to Specify Network Hardware[EB/OL].
[19] Specification,OpenFlow Switch.Version 1.1.0 Implemented(Wire Protocol 0x02)[S].2011.
[20] SHELLY N,JACKSON E J,KOPONEN T,et al.Flow Caching for High Entropy Packet Fields[J].ACM SIGCOMM Computer Communication Review,2014,44(4):151-156.

No related articles found!
Full text



[1] LEI Li-hui and WANG Jing. Parallelization of LTL Model Checking Based on Possibility Measure[J]. Computer Science, 2018, 45(4): 71 -75 .
[2] SUN Qi, JIN Yan, HE Kun and XU Ling-xuan. Hybrid Evolutionary Algorithm for Solving Mixed Capacitated General Routing Problem[J]. Computer Science, 2018, 45(4): 76 -82 .
[3] ZHANG Jia-nan and XIAO Ming-yu. Approximation Algorithm for Weighted Mixed Domination Problem[J]. Computer Science, 2018, 45(4): 83 -88 .
[4] WU Jian-hui, HUANG Zhong-xiang, LI Wu, WU Jian-hui, PENG Xin and ZHANG Sheng. Robustness Optimization of Sequence Decision in Urban Road Construction[J]. Computer Science, 2018, 45(4): 89 -93 .
[5] SHI Wen-jun, WU Ji-gang and LUO Yu-chun. Fast and Efficient Scheduling Algorithms for Mobile Cloud Offloading[J]. Computer Science, 2018, 45(4): 94 -99 .
[6] ZHOU Yan-ping and YE Qiao-lin. L1-norm Distance Based Least Squares Twin Support Vector Machine[J]. Computer Science, 2018, 45(4): 100 -105 .
[7] LIU Bo-yi, TANG Xiang-yan and CHENG Jie-ren. Recognition Method for Corn Borer Based on Templates Matching in Muliple Growth Periods[J]. Computer Science, 2018, 45(4): 106 -111 .
[8] GENG Hai-jun, SHI Xin-gang, WANG Zhi-liang, YIN Xia and YIN Shao-ping. Energy-efficient Intra-domain Routing Algorithm Based on Directed Acyclic Graph[J]. Computer Science, 2018, 45(4): 112 -116 .
[9] CUI Qiong, LI Jian-hua, WANG Hong and NAN Ming-li. Resilience Analysis Model of Networked Command Information System Based on Node Repairability[J]. Computer Science, 2018, 45(4): 117 -121 .
[10] WANG Zhen-chao, HOU Huan-huan and LIAN Rui. Path Optimization Scheme for Restraining Degree of Disorder in CMT[J]. Computer Science, 2018, 45(4): 122 -125 .