%A TAN En-min and FAN Yu-xiang %T Optimization Method of Low Power Test Vectors Based on Hamming Sorting for X Bits Padding %0 Journal Article %D 2018 %J Computer Science %R 10.11896/j.issn.1002-137X.2018.02.043 %P 249-253 %V 45 %N 2 %U {https://www.jsjkx.com/CN/abstract/article_1107.shtml} %8 2018-02-15 %X The test power consumption in the process of integrated circuit testing is usually much higher than the normal power consumption of the integrated circuit.However,the high test power consumption may cause the circuit to be damaged or the chip to be burned.An optimization method of low power test vectors based on Hamming sorting for X bits padding was proposed to reduce the test power consumption.Firstly,the test vectors in the test set are ranged from high X bits to low X bits.Then,the test vectors are sorted in ascending order according to the Hamming distance.Finally,the test power consumption is reduced by padding X bits for the sorted test set reasonably,which increases the correlation between test vectors.The ISCAS’85 standard circuit was used as the test object.The experimental results show that compared with using the non-optimized test set,the test power consumption is reduced obviously with the optimized test set.