Computer Science ›› 2015, Vol. 42 ›› Issue (Z6): 115-117.
Previous Articles Next Articles
JIANG Yu-fang and DENG Zuo-xiang
| [1] Hennessy John L,Patterson David A.Computer architecture:a quantitative approach [M].Elsevier,2012 [2] 肖杰.结合版图结构信息的门级电路可靠性评估方法的研究 [D].上海:同济大学,2013 [3] Karthikeyan L,Sanjukta B.An error model to study the behavior of transient errors in sequential circuits[C]∥Proceedings of the 22nd International Conference on VLSI Design,New Delhi.IEEE Computer Society:Los Alamitos,2009,485-490 [4] Thara R,Karthikeyan L,Sanjukta B.Probabilistic error modeling for nano-domain logic circuits [J].IEEE Transactions on Very Large Scale Integration Systems,2009,17(1):55-65 [5] Smita K,Viamontes George F,Markov Igor L,et al.Accuratereliability evaluation and enhancement via probabilistic transfer matrices[C]∥Proceedings of the the Conference on Design Automation and Test in Europe,Munich.IEEE Computer Society:Los Alamitos,2005,282-287 [6] Xiao Jie,Jiang Jian-hui,Zhu Xu-guang,et al.A method of gate-level circuit reliability estimation based on iterative PTM model[C]∥Proceedings of the IEEE 17th Pacific Rim International Symposium on Dependable Computing,Pasadena,USA .IEEE Computer Society:Los Alamitos,2011,276-277 [7] 肖杰,江建慧.考虑时间因素的不同基本门故障概率计算 [J].电子学报,2013,41(4):666-673 [8] Yu Chien-Chih.Probabilistic Analysis for Modeling and Simulating Digital Circuits [D].Michigan:The University of Michigan,2012 [9] L Levin V.Probability analysis of combination systems and their reliability [J].Engineering Cyberneitcs,1996,11(6):78-84 [10] Michael B,Agrawal Vishwani D.Essentials of electronic testing for digital,memory,and mixed-signal VLSI circuits [M].Springer,2000 |
| No related articles found! |
|
||
Home