Computer Science ›› 2014, Vol. 41 ›› Issue (8): 63-66.doi: 10.11896/j.issn.1002-137X.2014.08.013
Previous Articles Next Articles
HAO Shui-xia and ZENG Guo-sun
| [1] Freund R F．Optimal selection theory for superconcurrency[C]∥Proceedings of Conference on Supercomputing．ACM:New York,1989:699-703 [2] Khokhar A,Prasamma V K,Shaaban M E．Heterogeneous computing:challenges and opportunities [J].Computer,1993,26(6):18-27 [3] Compton K,Hauch S．Reconfigurable computing:a survey of systems and software[J].ACM Computing Surveys,2002,4(2):171-210 [4] DEHon A,Wawrzynek J．Reconfigurable computing:what,why,and implications for design automation[C]∥Proc of 36th Annual ACM/IEEE Design Automation Conference．Louisiana,USA:ACM Press,1999:610-615 [5] 姜晶菲,唐玉华,刘福东,等.可重构异构系统结构研究[J].计算机技术与发展,2009,9(1):25-28 [6] Bruce H,Tamara G．Graph partitioning models for parallel computing[J].Parallel Computing,2000,26:1519-1534 [7] 沈轶伟,曾国荪．异构计算中一种图的非均衡划分算法[J]．计算机科学,2006,3(6):260-263 [8] Selvakkumaran N,George K．Multiobjective hypergraph parti-tioning algorithms for cut and maximum subdomain-degree mini-mization[J]．IEEE Transactions on Computer Aided Design of Intergrated Circuits and System,2006,5(3):504-517 [9] Jiang Y,Wang J．Temporal partitioning data flow graphs for dynamically reconfigurable computing[J]．IEEE Transactions on very Large Scale Integration System,2007,15(12):1351-1361 [10] Verbauwhede I,Schaumont P．The happy marriage of architecture and application in next-generation reconfigurable systems[C]∥Proceedings of the 1st conference on computing frontiers 2004.Ischia,Italy,2004:363-376 [11] 郝水侠,曾国荪,谭一鸣．计算任务与体系结构匹配的异构计算可扩展性分析[J]．电子学报,2010,8(11):2585-2589 [12] Henkel J．An approach to automated hardware/software parti-tioning using a flexible granularity that is driven by high-level estimation techniques [J]．IEEE Transactions on very Large Scale Integration System,2001,9(2):273-289 [13] Fukushi M,Horiguchi S．A self-reconfigurable hardware architecture for mesh arrays using single/double vertical track switches[J]．IEEE Transactions on Instrumentation and Measurement,2004,53(2):357-367 [14] Neeb C,Wehn N．Designing efficient irregular networks for heterogeneous systems-on-chip[J]．Journal of Systems architecture,2008,4(2):384-396 [15] Kapre N,Dehon A．SPICE2:spatial processors interconnectedfor concurrent execution for accelerating the SPICE circuit simu-lator using an FPGA[J]．IEEE Transations on Computer-aided Design of Integrated circuits and Systems,2012,1(1):9-22 [16] Senar M A,Ripoll A,et al．Clustering and reassignment basedmapping strategy for message passing architectures[J].Journal of Systems Architecture,2003,8(8-10):267-283 [17] Juhasz Z,Turnsr S J．A new heuristic for the process-processor mapping problems[C]∥Proceedings of the Third Austrian-Hungarian Workshop on Distributed and parallel Systems．2000:91-94 [18] 郝水侠,曾国荪,谭一鸣．一种基于DAG图的异构可重构任务划分方法[J]．同济大学学报,2011,9(11):1693-1697 [19] http://helsinki.ee.princeton.edu/~vallerio/tgff/ |
| No related articles found! |
|
||
Home