计算机科学 ›› 2013, Vol. 40 ›› Issue (11): 85-88.

• 网络与通信 • 上一篇    下一篇

基于多核优化的网络协议解析类系统应用研究

李长荣,吴迪   

  1. 齐齐哈尔大学计算机与控制工程学院 齐齐哈尔161006;齐齐哈尔大学计算机与控制工程学院 齐齐哈尔161006
  • 出版日期:2018-11-16 发布日期:2018-11-16
  • 基金资助:
    本文受黑龙江省自然科学基金项目(F201204)资助

Research on Application of Network Protocol Parsing Class System Based on Multi-core Optimization

LI Chang-rong and WU Di   

  • Online:2018-11-16 Published:2018-11-16

摘要: 针对网络流量监测系统传输数据速度过快时存在的数据丢包、传输停止、响应错误等性能问题,提出了一套针对网络流量监测系统的评价指标,其将系统的吞吐量作为核心指标,通过评价指标来对系统的优化性能进行评估;选取了网络协议解析类系统进行多核优化研究,以GTP-AS系统作为具体目标进行优化之后,根据系统的性能瓶颈提出了一套多核平台优化策略,并且通过实验证明,当核心处理器的计算核心数量增加到7个时,多核优化的网络协议解析系统的吞吐量能够达到优化之前的391.73%,有效提高了系统性能。

关键词: 多核处理器,网络流量监测系统,多核优化,吞吐量,网络协议

Abstract: When data transmission speed of the network traffic monitoring system is too fast,the data packet loss,transmission stops,response error will occur.To resolve the problem,this paper proposed evaluation index for the system which uses the system throughput as core index to evaluate the system optimization performance throught the index;selects the network protocol analysis system for multi-core optimization research,taking GTP-AS system as a specific objective optimization,according to the system performance bottleneck,puts forward a set of multi-core platform optimization strategy .The experiment proves when number of the core processor computing core is increased to 7,a number of kernel optimization of network protocol analysis system throughput can reach 391.73% of the optimized priorty,effectively improves the performance of the system.

Key words: Multi-core processors,Network traffic monitoring system,Multicore optimization,Throughput,Network protocol

[1] 刘热.OpenMP多核技术研究及其在遗传算法中的应用[J].沈阳大学学报,2010(05):21-35
[2] 吴俊杰,潘晓辉,杨学军.面向非一致Cache的智能多跳提升技术[J].计算机学报,2009(10):31-42
[3] 肖俊华,冯子军,章隆兵.片上多处理器中延迟和容量权衡的cache结构[J].计算机研究与发展,2009(01):19-21
[4] 黄国睿,张平,魏广博.多核处理器的关键技术及其发展趋势[J].计算机工程与设计,2009(10):43-49
[5] 黄国睿,张平,魏广博.多核处理器的关键技术及其发展趋势[J].计算机工程与设计,2009(10):67-72
[6] Gummaraju J,Rosenblum M.Stream Programming on General-Purpose Processors[M].2005:113-127
[7] McCool M D.Scalable Programming Models for Massively Multicore Processors[M].2008:89-101
[8] Bell S,Edwards B,Amann J,et al.Tile64processor:A64-coresoc with mesh interconnect[C]∥Proc of Int Solid-State Confe-rence.2008:145-152
[9] Ros A,Acacio M E,Garcia J M.Scalable directory organization for tiled cmp architectures[C]∥Proc of Int Conf on Computer Design.2008:94-99
[10] Guz Z,Keidar I,Kolodny A,et al.Nahalal:Cache organization for chip multiprocessors[C]∥IEEE Computer Architecture Letters.2007:54-68

No related articles found!
Viewed
Full text


Abstract

Cited

  Shared   
  Discussed   
No Suggested Reading articles found!