计算机科学 ›› 2025, Vol. 52 ›› Issue (6A): 240800094-6.doi: 10.11896/jsjkx.240800094
金矫波1, 朱添田1,2
JIN Jiaobo1, ZHU Tiantian1,2
摘要: 在电路可靠性的计算过程中,实现对多目标轨迹的有效跟踪,是有针对性地实施电路高可靠设计的关键措施之一。选择了在电路可靠性精确评估中已得到有效验证的PTM方法用作多目标跟踪的建模工具,以保证计算的精度;分析了电路的结构和PTM方法的计算原理,在考虑输入信号故障的情况下,提出了一种二进制与十进制相结合的混合编码机制,以实施多目标轨迹跟踪的计算策略。它可计算从原始输入到电路任意位置的可靠度,并在计算过程中实现了对电路敏感元素的分析,且计算复杂性与门的数目呈线性关系。在基准电路上的实验结果验证了所提方法的有效性,还分析比较了计算结果对各跟踪目标的敏感性情况。
中图分类号:
[1]REIS R,WIRTH G,CAO Y. Circuit design for reliability [M]. CRC Press,2015. [2]RUBINSTEIN R Y,KROESE D P. Simulation and the Monte Carlo Method(Third Edition)[M].Wiley,2016. [3]CHOUDHURY M R,MOHANRAM K. Reliability analysis of logic circuits[C]//Proceedings of the IEEE Transactions on Computer-Aided Design of Integrated Circuitsand Systems.2009. [4]ROHANIPOOR M R,GHAVAMI B,RAJI M. Improving Com-binational Circuit Reliability against Multiple Event Transients via a Partition and Restructuring Approach [J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,2020,39(5):1059-1072. [5]GE H,ASGARPOOR S. Parallel Monte Carlo simulation for reliability and cost evaluation of equipment and systems [J]. Electric Power Systems Research,2011,81(2):347-356. [6]WANG Z,ZHANG G,LIU P,et al. Accurate Reliability Boun-dary Evaluation of Approximate Arithmetic Circuit [J]. IEEE Transactions on Very Large Scale Integration(VLSI) Systems,2022,30(10):1507-1518. [7]XIAO J,JIANG J H,ZHU X G. A circuit reliability evaluation method based on iterative PTM model[J]. Chinses Journal of Computers,2014,37(7):1508-1520. [8]OUYANG C T,JIANG J H,YUAN Y. Reliability Estimation Method of Sequential Circuits Based on Probability Transfer Matrix [J]. Acta Electronica Sinica,2013,41(1):171-181. [9]ZANDEVAKILI H,MAHANI A,SANEEI M. An accurate and fast reliability analysis method for combinational circuits [J]. COMPEL-The International Journal for Computation and Mathe-matics in Electrical and Electronic Engineering,2015,34(3):979-995. [10]WANG T,JIANG J,WANG Z. Reliability estimation of ap-proximate circuits based on probabilistic gate model[C]//Poceedings of the Proceedings of IEEE Pacific Rim International Symposium on Dependable Computing(PRDC).2019 . [11]REJIMON T,LINGASUBRAMANIAN K,BHANJA S. Probabilistic error modeling for nano-domain logic circuits [J]. IEEE Transactions on Very Large Scale Integration(VLSI) Systems,2009,17(1):55-65. [12]HAN J,CHEN H,LIANG J,et al. A stochastic computational approach for accurate and efficient reliability evaluation [J]. IEEE Transactions on Computers,2014,63(6):1336-1350. [13]XIAO J,LOU J,JIANG J. A fast and effective sensitivity calculation method for circuit input vectors [J]. IEEE Transactions on Reliability,2019,68(3):938-953. [14]IBRAHIM W. Identifying the Worst Reliability Input Vectors and the Associated Critical Logic Gates [J]. IEEE Transactions on Computers,2016,65(6):1748-1860. [15]XIAO J,SHI Z,YANG X,et al. BM-RCGL:Benchmarking Approach for Localization of Reliability-Critical Gates in Combinational Logic Blocks [J]. IEEE Transactions on Computers,2022,71(5):1063-1076. |
|