Computer Science ›› 2014, Vol. 41 ›› Issue (Z6): 114-117.

Previous Articles     Next Articles

Research of Reconfigurable Cache Method for Power Calculation in CMP

FANG Juan and CHEN Xin   

  • Online:2018-11-14 Published:2018-11-14

Abstract: Multicore dynamically reconfigurable Cache is an important way to solve the Cache-power troubled.Existing Cache-power simulator does not support multi-core dynamic reconfigurable Cache-power research, reconfigurable multi-core dynamic power consumption model of the Cache was researched to find the methods and ideas that can calculate reconstruction Cache. CACTI was used to build the structure of the various components Cache power model to more accurately estimate reconfigurable Cache-power.In Simics simulator,building dynamically reconfigurable Cache,running the test,comparing conventional architectures,reconfigurable Cache power consumption can be obtained a 10.4% decrease.Also it is found that the decrease in power consumption is more than just Dynamically Reconfigurable Cache contribution,but the contribution by the integrated system,prompting a comprehensive consideration of the overall system power consumption and performance in a low-power design,to avoid one-sided consideration of the Cache structure,leading to the improvement of the overall power consumption.

Key words: Multi-core,Reconfigurable,Cache,Power

[1] Xu Zhi-wen,Guo Xiao-xin,Che Xiang-jiu,et al.The Batch Patching Method Using Dynamic Cache of Proxy Cache for Streaming Media[M].2550:5532-5537
[2] Wang Wei-xun,Mishra P,Ranka S.Dynamic Cache Reconfiguration and Partitioning for Energy Optimization in Real-Time Multi-Core Systems[C]∥Design Automation Conference (DAC).2011:948-953
[3] Alouani I,Niar S,Kurdahi F,et al.Parity-based mono-CopyCache for low power consumption and high reliability[C]∥201223rd IEEE International Symposium on Rapid System Prototyping.Tampere,2012:44-48
[4] Chung C-M,Kim J.Low-power L2Cache design for multi-core processors[J].Electronics Letters, 2010,6(9):618-620
[5] Juan Fang,Jiang Pu.Fairness of shared cache dynamic partitioning in CMP[J].International Journal of Advancements in Computing Technology,2012,4(1):44-51
[6] Zhang Chun,Lin An,Zhong Yan,et al.Performance optimization of EMU real-time information system based on cache technology[J].International Journal of Advancements in Computing Technology,2012,4(12):351-358
[7] Magnusson P S,Christensson M,Eskilson J,et al.Simics:A full system simulation platform[J].Computer,2002,35(2):50-58
[8] Dropsho S,Buyuktosunoglu A,Balasubramonian R,et al.In-tegrating Adaptive On-Chip StorageStructures for Reduced Dynamic Power[C]∥Int.Conf.on Parallel Architectures and Compilation Techniques.2002:141-152
[9] Seyedi A,Armejach A,Cristal A,et al.Novel SRAM bias control circuits for a low power L1data cache[C]∥NORCHIP.2012:1-6
[10] Ahmed R E.Energy-Aware Cache Coherence Protocol for Chip-Multiprocessors[C]∥Electrical and Computer Engineering.2006:82-85
[11] Martin M M K,et al.Multifacet’s general execution-driven multiprocessor simulator (GEMS) toolset[C]∥Comput Archit News.2005:92-99
[12] Merino J,Puente V,Gregorio J A.ESP-NUCA:A low-cost adaptive Non-Uniform Cache Architecture[C]∥Digital Object Identifier.2012:1-10

No related articles found!
Viewed
Full text


Abstract

Cited

  Shared   
  Discussed   
No Suggested Reading articles found!