Computer Science ›› 2023, Vol. 50 ›› Issue (12): 66-74.doi: 10.11896/jsjkx.230100030

• Computer Software • Previous Articles     Next Articles

RVTDS:A Trace Debugging System for Microprocessor

GAO Xuan, HE Gangxing, CHE Wenbo, HU Xiao   

  1. School of Computer Science,National University of Defense Technology,Changsha 410073,China
  • Received:2003-01-05 Revised:2023-06-26 Online:2023-12-15 Published:2023-12-07
  • About author:GAO Xuan,born in 1996,postgraduate.His main research interests include hardware verification,microprocessor and embedded development.
    CHE Wenbo,born in 1981,master,engineer.His main research interests include microelectronics,embedded deve-lopment and computer architecture.
  • Supported by:
    National Science and Technology Major Project(2017-V-0014-0066).

Abstract: Software debugging is one of the most challenging factors in embedded system development.When debugging high-complexity,high real-time systems,single-step-breakpoint debugging time overhead is high,and tends to corrupt program execution behavior;the JTAG interface with serial-connection mechanism is flawed in achieving parallel access to complex multicore processors in operation.The on-chip tracing and debugging technology solves the problems of traditional debugging methods such as single-step-breakpoint and JTAG in debugging highly complex and real-time systems by non-intrusively obtaining program execution status through dedicated hardware.The existing on-chip tracing and debugging technologies mainly trace complete information,and generate a large amount of meaningless data,which easily causes path blocking or data loss,especially during concurrent debugging.In addition,the transmission of compressed data on narrow buses is not considered.A non-intrusive trace debugging system based on RISC-V for multicore microprocessors,RVTDS,is designed and implemented,which solves the data loss problem during high-speed parallel debugging of multicore microprocessors by reusing the platform-level interrupt controller within RISC-V cores.A data-flow tracing scheme for an on-chip bus and a control-flow filtering mechanism based on instruction bit domain matching are proposed to realize signal filtering and provide bus bandwidth statistics.A data compression method based on differential coding is proposed with an average data compression rate of more than 82%.A data packing scheme is proposed to realize the data transmission problem on a narrow bus with an average of about 1.5 path information per effective data beat.The system verification results show that RVTDS has a small amount of trace data compared with traditional debugging methods,and accomplishes the acquisition,transmission,and storage of multiple on-chip operation information of complex multi-core microprocessors flexibly and efficiently.

Key words: On-chip tracing and debugging, Non-intrusive, Debug, RVTDS, Multi-core Microprocessor

CLC Number: 

  • TN492
[1]ALABOUDI A,LATOZA T D.An Exploratory Study of De-bugging Episodes[J].arXiv.2105.02162,2021.
[2]POUGOTI M,MILENKOVIC A.Enabling On-the-Fly Hard-ware Tracing of Data Reads in Multicores[J].ACM Transactions on Embedded Computing Systems.2019,18(4):1-27.
[3]BI R,HU H.A Non-Intrusive Real-time Debugging Method for Programs:CN107315685A[P].2017.
[4]JTAG Technologies.When does boundary-scan make sense[EB/OL].https://www.jtag.com/white-paper/when-does-boundary-scan-make-sense/.
[5]THOMAS B P,SMITHA G,ABHI D R.Everything You Al-ways Wanted to Know About Embedded Trace[J].Computer,2022,55(2):34-43.
[6]HU X L,JIN Y,LI Z L.A Parallel JTAG-based Debugging and Selection Scheme for Multi-core Digital Signal Processors[C]//2018 IEEE International Conference of Safety Produce Informatization(IICSPI).2018:527-530.
[7]HSIEH M C,HUANG C T.An embedded infrastructure of debug and trace interface for the DSP platform[C]//IEEE Design Automation Conference.2008.
[8]DUAN H X,YU L X,ZHOU H Y,et al.An On-Chip AHB Bus Tracer for Non-intrusive Debugging[C]//2019 IEEE 3rd Advanced Information Management,Communicates,Electronic and Automation Control Conference(IMCEC).2019:322-326.
[9]DUAN H X,YU L X,ZHOU H Y,et al.An Embedded Tracing Debug Implementation for Crossbar Type Bus in Muti-core SoC[C]//2020 IEEE 3rd International Conference on Electronics Technology(ICET).2020:63-67.
[10]RAMIREZ W,ROA E.Post-Silicon Debugging Platform with Bus Monitoring Capability to Perform Behavioral and Perfor-mance Analyses[C]//2019 IEEE 10th Latin American Symposium on Circuits & Systems(LASCAS).2019:81-84.
[11]WANGER P,WILD T,HERKERSDORF A.DiaSys:On-Chip Trace Analysis for Multi-processor System-on-Chip[C]//International Conference on Architecture of Computing Systems.2016.
[12]CHENG Y,LIH W,SHEN H H,et al.On Trace Buffer Reuse-Based Trigger Generation in Post-Silicon Debug[J].IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,2018,37(10):2166-2179.
[13]CAO Y T,ZHENG H,RAY S.A Communication-Centric Observability Selection for Post-Silicon System-on-Chip Integration Debug[C]//20th Inter-national Symposium on Quality Electronic Design(ISQED).2019:278-283.
[14]XIAO W Y,ZHENG L X.Adaptive Huffman Coding Systemand Method:CN114900193A[P].2022-08-12.
[15]CHUNG-FU K,SHYH-MING H,ING-JER H.A HardwareApproach to Real-Time Program Trace Compression for Embedded Processors[J].IEEE Transactions on Circuits & Systems,2007,54(3):530-543.
[16]FU-CHING Y,YI-TING L,CHUNG-FU K,et al.An On-Chip AHB Bus Tracer With Real-Time Compression and Dynamic Multiresolution Supports for SoC[J].IEEE Transactions on Very Large Scale Integration Systems,2011,19(4):571-584.
[17]ROUT S S,DEB S,BASU K.Wind:An efficient post-silicon debug strategy for network on chip[J].IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,2020,40(11):2372-2385.
[18]OH H,CHOI I,KANG S.DRAM-Based Error Detection Me-thod to Reduce the Post-Silicon Debug Time for Multiple Identical Cores[J].IEEE Transactions on Computers,2017,66(9):1504-1517.
[1] XU Jian-bo, SHU Hui, KANG Fei. Summary on Reverse Debugging Technology [J]. Computer Science, 2021, 48(5): 9-15.
[2] SU Qing, LI Zhi-zhou, LIU Tian-tian, WU Wei-min, HUANG Jian-feng, LI Xiao-mei. Tree Structure Evaluation Visualization Model for Program Debugging [J]. Computer Science, 2021, 48(5): 68-74.
[3] SUN Chang-ai, ZHANG Shou-feng, ZHU Wei-zhong. Mutation Based Fault Localization Technique for BPEL Programs [J]. Computer Science, 2021, 48(1): 301-307.
[4] LI Wen-hai, PENG Xin, DING DAN, XIANG Qi-lin, GUO Xiao-feng, ZHOU Xiang, ZHAO Wen-yun. Method of Microservice System Debugging Based on Log Visualization Analysis [J]. Computer Science, 2019, 46(11): 145-155.
[5] FEI Qi and LIU Chun-yu. General NHPP Software Reliability Research and Application [J]. Computer Science, 2014, 41(Z11): 379-381.
[6] YANG Nan,WU Ling and WANG Qian-xiang. POP-PHP:Online Integrated Development Environment for PHP Applications [J]. Computer Science, 2014, 41(9): 38-44.
[7] CAO He-ling,JIANG Shu-juan and JU Xiao-lin. Survey of Software Fault Localization [J]. Computer Science, 2014, 41(2): 1-6.
[8] . Applications of MPI Parallel Debugging and Optimization Strategy in the Gas-Kinetic Numerical Algorithm for 3-D Flows [J]. Computer Science, 2012, 39(5): 300-303.
[9] ZHAO Ling-zhong, LIAO Wei-zhi, QIAN Jun-yan, GU Tian-long. Framework for Integrated Testing and Debugging of Logic Programs Based on Computed Answers Semantics [J]. Computer Science, 2009, 36(9): 115-121.
[10] WANG Xin-ping, GU Qing, CHEN Xiang, GHANG Xin, CHEN Dao-xu. Research on Software Fault Localization Based on Execution Trace [J]. Computer Science, 2009, 36(10): 168-171.
[11] BAO Ai-Hua, YAO Li, LIU Fang, ZHANG Wei-Ming (School of Information System and Management, NUDT, Changsha 410073). [J]. Computer Science, 2007, 34(9): 151-155.
[12] YU Guo-Liang, HAN Wen-Bao (Department of Information Research, Information Engineering University, Zhengzhou 450002). [J]. Computer Science, 2006, 33(4): 244-246.
Viewed
Full text


Abstract

Cited

  Shared   
  Discussed   
No Suggested Reading articles found!