Computer Science ›› 2017, Vol. 44 ›› Issue (7): 47-56.doi: 10.11896/j.issn.1002-137X.2017.07.009
Previous Articles Next Articles
WU Ya-lan, WU Ji-gang, JIANG Wen-chao and LIU Zhu-song
| [1] NEGRINI R,SAMI M G,STEFANELLI R.Fault tolerancethrough reconfiguration in VLSI and WSI arrays[M].Cambridge,MA；The MIT Press,1989. [2] CHEN Y Y,UPADHYAYA S J,CHENG C H.A Comprehensive Reconfiguration Scheme for Fault-Tolerant VLSI/WSI Array Processors [J].IEEE Trans.on Computers,1997,46(12):1363-1371. [3] HORITA T,TAKANAMI I.Fault-Tolerant Processor ArraysBased on the 1.5-Track Switches with Flexible Spare Distributions [J].IEEE Trans.on Computers,2000,49(6):542-552. [4] ZHANG C,CHENG T.A self-reconfigurable camera array [J].Eurographics Symposium on Rendering,2004,40(6):243-254. [5] HSU C L,CHENG C H,LIU Y.Built-in self-detection/correction architecture for motion estimation computing arrays [J].IEEE Trans.Very Large Scale Integration Systems,2010,18(2):319-324. [6] SCHBER,VOLKER,PAUL S,et al.Memory Built-In Self-Repair using redundant words [C]∥IEEE International Test Conference (TC).2001:995-1001. [7] KUO S Y,CHEN I Y.Efficient Reconfiguration Algorithms for Degradable VLSI/WSI Arrays [J].IEEE Trans.Computer-Aided Design of Integrated Circuits and Systems,1992,11(10):1289-1300. [8] LOW C P.An Efficient Reconfiguration Algorithm for Degra-dable VLSI/WSI Arrays [J].IEEE Trans.on Computers,2000,49(6):553-559. [9] WU J G,HAN X G.New upper bound of target array for reconfigurable VLSI arrays [C]∥2011 International Conference of Electron Devices and Solid-State Circuits (EDSSC).IEEE.2011,1387:1-2. [10] XU X,SHEN Y Z,SUN X M,et al.A New Upper Bound for Reconfigurable Multiprocessor Array with Faults [J].Journal of Wuhan University,2011,57(6):483-488.(in Chinese) 徐雄,沈宇泽,孙学梅,等.可重构处理器阵列的容错上界 [J].武汉大学学报:理学版,2011,57(6):483-488. [11] LOW C P,LEONG H W.On the Reconfiguration of Degradable VLSI/WSI Arrays [J].IEEE Trans.Computer-Aided Design of Integrated Circuits and Systems,1997,16(10):1213-1221. [12] WU J G,SRIKANTHAN T.Partial Rerouting Algorithm for Reconfigurable VLSI Arrays [C]∥Proc.IEEE Int’l Symp.Circuits and Systems.2003:641-644. [13] WU J G,SRIKANTHA T.Fast Reconfiguring Mesh-connected VLSI Arrays[C]∥Proc.IEEE Int’l Symp.Circuits and Systems.2004:949-952. [14] WU J G,SRIKANTHA T.Accelerating Reconfiguration of Degradable VLSI Arrays [J].Proc.IEE Circuits,Devices and Systems,2006,153(4):383-389. [15] FUKUSHI V,HORIGUCHI S.Reconfiguration Algorithm for Degradable Processor Arrays Based on Row and Column Rerou-ting[C]∥Proc.IEEE 19th Int’l Symp.Defect and Fault To-lerance in VLSI Systems.2004:496-504 [16] FUKUSHI M,FUKUSHIMA Y,HORIGUCHI S.A GeneticApproach for the Reconfiguration of Degradable Processor Arrays [J].Proc.IEEE 20th Int’l Symp.Defect and Fault Tole-rance in VLSI Systems.2005:63-71. [17] FUKUSHIMA Y,FUKUSHI M,HORIGUCHI S.An Improved Reconfiguration Method for Degradable Processor Arrays Using Genetic Algorithm [C]∥Proc.IEEE 21st Int’l Symp.Defect and Fault To-lerance in VLSI Systems.2006:353-361. [18] WU J G,SRIKANTHA T,WANG X.Integrated Row and Colu-mn Re-Routing for Reconfiguration of VLSI Arrays with 4-Port Switches [J].IEEE Trans.on Computers,2007,56(10):1387-1400. [19] WU J G,SRIKANTHA T,HAN X.Preprocessing and Partial Rerouting Techniques for Accelerating Reconfiguration of Degradable VLSI Arrays [J].IEEE Trans.Very Large Scale Integration Systems,2010,18(2):315-319. [20] ZHU Y B,WU J G,LAM S K,et al.Preprocessing technique for accelerating reconfiguration of degradable VLSI arrays [C]∥IEEE International Symposium on Circuits & Systems.2013:2424-2427. [21] WU J G,SRIKANTHA T.Reconfiguration Algorithms for PowerEfficient VLSI Subarrays with 4-Port Switches [J].IEEE Trans.on Computers,2006,55(3):243-253. [22] WU J G,SRIKANTHA T,JIANG G,et al.Constructing Sub-Arrays with Short Interconnects from Degradable VLSI Arrays [J].IEEE Trans.on Prallel and Distributed Systems,2014,25(4):929-938. [23] WU J G,NIU Z P,ZHU Y B,et al.Reconfiguration algorithm for low temperature sub-array on VLSI/WSI arrays with faults [J].IEEE International Symposium on the Physical & Failure Analysis of Integrated Circuits,2011,1416(1):1-4. [24] ZHU Y B,WU J G,LAM S K,et al.Reconfiguration Algorithms for Degradable VLSI Arrays with Switch Faults[C]∥IEEE International Conference on Parallel & Distributed Systems.2012:356-361. [25] JIANG G,WU J,HA Y,et al.Reconfiguring Three-Dimensional Processor Arrays for Fault-Tolerance:Hardness and Heuristic Algorithms [J].IEEE Trans.on Computers,2015,64(10):2926-2939. [26] ZHANG Y R,WU J G,DUAN X M.Improved Algorithm for Communication Synchronization Oil Reconfigurable Mesh with Faults [J].Computer Science,2012,39(3):295-298.(in Chinese) 张元瑞,武继刚,段新明.可重构矩阵的同步性能优化算法 [J].计算机科学,2012,39(3):295-298. [27] CORMEN T H,LEISERSON C E,RIVEST R L,et al.Introduction to Algorithms [M].Massachusetts Institute of Technolo-gy Press,2009. |
| No related articles found! |
|
||
Home