Abstract: For CPU design, a shift of focus from exploiting instruction-level parallelism with single-thread and singlecore to exploiting thread-level parallelism with techniques like Chip Multi-Proeessing（CMP） and Multi-Threading（MT） have been witnessed. Up to now,

Key words: Processor simulator, Chip mult-proeessor, Transactional memory, Software model