Computer Science ›› 2020, Vol. 47 ›› Issue (10): 130-135.doi: 10.11896/jsjkx.190800115
• Database & Big Data & Data Science • Previous Articles Next Articles
LIU Wei1,2,3, SUN Tong-xin1, DU Wei1,2
CLC Number:
[1]MAO W,LIU J N,TONG W,et al.A Review of Storage Tech-nology Research Based on Phase Change Memory[J].Chinese Journal of Computers,2015,38(5):944-960. [2]LEE S,B H,NOH S H.CLOCK-DWF:A Write-History-AwarePage Replacement Algorithm for Hybrid PCM and DRAM Memory Architectures[J].IEEE Transactions on Computers,2014,63(9):2187-2200. [3]SALKHORDEH R,ASADI H.An operating system level datamigration scheme in hybrid DRAM-NVM memory architecture[C]// Proceedings of the 2016 Conference on Design.Automation & Test in Europe,2016:936-941. [4]POURSHIRAZI B,ZHU Z.Refree:A Refresh-Free HybridDRAM/PCM Main Memory System[C]//2016 IEEE International Parallel and Distributed Processing Symposium (IPDPS).2016:566-575. [5]CHEN J,LIU H K,WANG X Y,et al.Large pages Supported Hierarchical DRAM/NVM Hybrid Memory Systems[J].Journal of Computer Research and Development,2018,55(9):2050-2065. [6]LIU C M,YANG X,JIA G Y,et al.Hybrid Memory Page Management Strategy of Avoiding Page Migrations[J].Journal of Chinese Computer Systems,2019,40(6):1318-1323. [7]LI Q,ZHONG J,LI X,et al.Memory Management Mechanism for Hybrid Memory Architecture Based on New Non-volatile Memory[J].ACTA ELECTRONICA SINICA,2019,47(3):664-670. [8]CHEN D,JIN H,LIAO X,et al.MALRU:Miss-penalty aware LRU-based cache replacement for hybrid memory systems[C]//Proceedings of the Conference on Design.Automation & Test in Europe,2017:1086-1091. [9]ZHANG D,JU L,ZHAO M,et al.Write-back aware sharedlast-level cache management for hybrid main memory[C]//Proceedings of the 53rd Annual Design Automation Conference.2016:1-6. [10]HUANG Z B,ZHOU F,MA H D.A Cache Replacement Policy Adapting to the Request Access Pattern[J].Journal of Beijing University of Posts and Telecommunications,2016,39(3):44-48,53. [11]QURESHI M K,JALEEL A,PATT Y N,et al.Adaptive insertion policies for high performance caching[J].ACM SIGARCH Computer Architecture News,2007,35(2):381-391. [12]WEI W,JIANG D,XIONG J,et al.HAP:Hybrid-memory-aware partition in shared last-level cache[J].ACM Transactions on Architecture and Code Optimization,2017,14(3):24. [13]JALEEL A,THEOBALD K B,STEELY J S C,et al.High performance cache replacement using re-reference interval prediction (RRIP)[C]//ACM SIGARCH Computer Architecture News.2010:60-71. [14]BINKERT N,BECKMANN B,BLACK G,et al.The gem5 simulator[J].ACM Sigarch Computer Architecture News,2011,39(2):1-7. [15]POREMBA M,XIE Y.Nvmain:An architectural-level mainmemory simulator for emerging non-volatile memories[C]//2012 IEEE Computer Society Annual Symposium on VLSI.2012:392-397. |
[1] | LIU Gao-cong, LUO Yong-ping, JIN Pei-quan. Accelerating Persistent Memory-based Indices Based on Hotspot Data [J]. Computer Science, 2022, 49(8): 26-32. |
[2] | LI Rui-xiang, MAO Ying-chi, HAO Shuai. Cache Management Method in Mobile Edge Computing Based on Approximate Matching [J]. Computer Science, 2021, 48(1): 96-102. |
[3] | YANG Dong-ju and FENG Kai. Distributed and Unified Authentication Optimization Mechanism Based on Cache [J]. Computer Science, 2018, 45(3): 300-304. |
[4] | WU Yang, FU Yin-jin, CHEN Wei-wei and NI Gui-qiang. Efficient Mechanism of Hybrid Memory Placement and Erasure Code [J]. Computer Science, 2017, 44(6): 57-62. |
[5] | MENG Hong-tao, YU Song-ping, LIU Fang and XIAO Nong. Research on Memory Management and Cache Replacement Policies in Spark [J]. Computer Science, 2017, 44(6): 31-35. |
[6] | TIAN Ming, WU Jiang-xing and LAN Ju-long. Adaptive Cache Algorithm Based on Local Content Activity in Information-centric Networks [J]. Computer Science, 2016, 43(11): 164-171. |
[7] | . Dynamic Scheduling Algorithms for Streaming Media Based on Hybrid Content Delivery Network [J]. Computer Science, 2013, 40(2): 61-64. |
|