摘要: The paper discusses a new kind of driving the LCD via I/O bus using CPLD and realizing the precise I/O control timing sequence by establishing the corresponding Verilog-HDL model. The results of application show that this solution can not only solve the m
No related articles found! |
|