计算机科学 ›› 2006, Vol. 33 ›› Issue (4): 247-249.

• • 上一篇    下一篇

基于同态映射的从UML导出可综合Verilog算法

  

  • 出版日期:2018-11-17 发布日期:2018-11-17
  • 基金资助:
    863重点项目(32位高性能嵌入式数字信号处理器(DSP)芯片设计与实现》(项目号;2002AA1Z1130).

  • Online:2018-11-17 Published:2018-11-17

摘要: UML建模因其可显著提高开发效率和代码质量已经成为软件开发领域的一大热点,而硬件设计的日益复杂性也要求我们在更高层次抽象上分析和验证系统行为,故更精细的系统级建模方法变得日趋重要。本文构建了UML元模型与可综合Verilog间的同态映射,定义了一个从UML模型子集导出可综合Verilog描述的算法,为UML模型对于建模硬件系统提供了形式化的语义,从而使运用UML进行硬件系统级建模和系统级上验证系统性能和功能正确性成为可能。

关键词: 统一建模语言(UML) Verilog硬件描述语言 同态映射

Abstract: Modeling with UML has been a hot topic in software development domain since it can significantly improve product quality and productivity. But the constantly increasing complexity of hardware design also demands analysis and verification of system behavio

Key words: UML,Verilog hardware description language, Homomorphic mapping

No related articles found!
Viewed
Full text


Abstract

Cited

  Shared   
  Discussed   
No Suggested Reading articles found!