Computer Science ›› 2014, Vol. 41 ›› Issue (5): 24-26.doi: 10.11896/j.issn.1002-137X.2014.05.005
Previous Articles Next Articles
XING Lu,LIANG Hua-guo,YAN Lu-ming,ZHANG Li-na and YU Tian-song
| [1] 李忠贺,刘红侠,郝跃．超深亚微米PMOS器件的NBTI退化机理[J].物理学报,2006,5(2):820-824 [2] Saneyoshi E,Nose K,Mizuno M．A Precise-tracking NBTI-degradation Monitor Independent of NBTI Recovery Effect[C] ∥Proceedings of the 57th IEEE International Solid-State Circuits Conference Digest of Technical Papers．San Francisco．CA,USA,2010:192-193 [3] Askari S,Nourani M,Rawat M．An on-chip NBTI monitor for estimating analog circuit degradation[C]∥VLSI Test Sympo-sium (VTS),2012IEEE 30th．2012:68-73 [4] Borkar S.Electronics beyond nano-scale CMOS[C]∥Proc．ACM/IEEE Design Autom．Conf.2006:807-808 [5] Wang Y,Chen X M,Wang W P,et al．On the Efficacy of Input Vector Control to Mitigate NBTI Effects and Leakage Power[C]∥Proceedings of the 10th International Symposium on Quality Electronic Design．San Jose,CA,USA,2009:19-26 [6] Vattikonda R,Wang W,Cao Y．Modeling and Minimization of PMOS NBTI Effect for Robust Nanometer Design[C] ∥Proceedings of the 43th ACM/IEEE Design Automation Confe-rence．San Francisco．CA,USA,2006:1047-1052 [7] Wang Wen-ping,Wei Zi-le,Yang Sheng-qi,et al.Efficient Method to Identify Critical Gates under Circuit Aging[C]∥Compu-ter-Aided Design,2007．ICCAD 2007．IEEE/ACM International Conference．2007:735-740 [8] 靳松,韩银和,李华伟,等.一种考虑工作负载的电路老化预测方法[J].计算机辅助设计与图形学报,2010,22(12):2242-2249 [9] Wang Wen-ping,Yang Sheng-qi,Cao Yu.Node Criticality Computation for Circuit Timing Analysis and Optimization under NBTI Effect[C]∥Quality Electronic Design,2008．ISQED 2008．9th International Symposium．2008:763-768 [10] Lee Y,Kim T.A fine-grained technique of NBTI-aware voltage scaling and body biasing for standard cell based designs[C]∥Design Automation Conference (ASP-DAC),201116th Asia and South Pacific．2011:603-608 [11] Mintarno E,Skaf J,Rui Zheng,et al．Optimized self-tuning for circuit aging Design[C]∥Automation & Test in Europe Confe-rence & Exhibition (DATE)．2010:586-591 [12] Wang W P,Yang S Q,Bhardwaj S,et al．The Impact of NBTI Effect on Combinational Circuit:Modeling,Simulation,and Analysis [J]．IEEE Transactions on Very Large Scale Integration (VLSI) Systems,2010,18(2):173-183 [13] Schroder D K,Babcock J A．Negative bias temperature instability:Road to cross in deep submicron silicon semiconductor manufacturing[J]．Applied Physics,2003,4(1):1-18 |
| No related articles found! |
|
||
Home