Abstract: A novel embedded coprocessor based on the Transport Triggered Architecture is presented in this paper. The coprocessor is consisted of two powerful arithmetic clusters, and good at exploiting the data parallelism in the computation intensive multimedia ap

Key words: Transport triggered architecture, Embedded coprocessor, Buffer proxy