Computer Science ›› 2013, Vol. 40 ›› Issue (10): 18-20.
Previous Articles Next Articles
GAO Wen-chao,ZHOU Qiang,QIAN Xu and CAI Yi-ci
[1] Hill D.Method and system for high speed detailed placement of cells within an integrated circuit design:US,6370673[P].http://www.google.com.hk/patents/US6370673.pdf,2002-04 [2] Kahng A,Reda S,Wang Q.Architecture and details of a highquality,large-scale analytical placer[A]∥Proceedings of IEEE/ACM International Conference on Computer-Aided Design,2005[C].California,USA,2005:890-897 [3] Viswanathan N,Pan M,Chu C.FastPlace 2.0:An efficient analytical placer for mixed-mode designs[A]∥Proceedings of Asia South Pacific Design Automation Conference,2006[C].Yokohama,Japan,2006:195-200 [4] Cong J,Xie M.A robust detailed placement for mixed size IC designs[A]∥Proceedings of Asia South Pacific Design Automatic Conference,2006[C].Yokohama,Japan,2006:188-194 [5] Brenner U,Paulia,Vygen J.Almost optimum placement legalization by minimum cost flow and dynamic programming[A]∥Proceedings of Intl.Symp.on Physical Design(ISPD),2004[C].USA,2004:2-8 [6] Viswanathan N,Alpert C,Sze C,et al.The ISPD-2011 Routabi-lity-Driven Placement Contest and Benchmark Suite[A]∥Proceedings of ACM International Symposium on Physical Design,2011[C].California,USA,2011:141-146 [7] Viswanathan N,Alpert C,Sze C,et al.The DAC 2012Routability-driven Placement Contest and Benchmark Suite[A]∥Proceedings of Design Automation Conference,2012[C].California,USA,2012:774-782 [8] http://archive.sigda.org/dac2012/contest/other_files/dac2012_check_legality.gz [9] http://www.gnuplot.info/download.html |
No related articles found! |
|