Computer Science ›› 2023, Vol. 50 ›› Issue (11): 15-22.doi: 10.11896/jsjkx.220900250
• High Performance Computing • Previous Articles Next Articles
DENG Lin, ZHANG Yao, LUO Jiahao
CLC Number:
[1]ZHANG Q L,HOU R,YANG S B,et al.The role of architecture simulator in processor design process[J].Computer Research and Development,2019,56(12):2702-2719. [2]BUTKO A,GARIBOTTI R,OST L,et al.Accuracy evaluation of gem5 simulator system[C]//7th International Workshop on Reconfigurable and Communication-centric Systems-on-chip(ReCoSoC).IEEE,2012:1-7. [3]HEIRMAN W,CARLSON T,EECKHOUT L.Sniper:Scalable and accurate parallel multi-core simulation[C]//8th Interna-tional Summer School on Advanced Computer Architecture and Compilation for High-Performance and Embedded Systems(ACACES-2012).High-Performance and Embedded Architecture and Compilation Network of Excellence(HiPEAC),2012:91-94. [4]BINKERT N,BECKMANN B,BLACK G,et al.The gem5 si-mulator[J].ACM SIGARCH Computer Architecture News,2011,39(2):1-7. [5]TA T,CHENG L,BATTEN C.Simulating multi-core RISC-Vsystems in gem5[C]//Workshop on Computer Architecture Research with RISC-V.2018. [6]LUO T,WANG X,QU C,et al.An FPGA-based hardware emulator for neuromorphic chip with RRAM[J].IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,2018,39(2):438-450. [7]PATEL H V,RATHOD S S,SHAH P H.An FPGA basedHardware Emulator for Neuromorphic Chip[C]//2020 International Conference on Electronics and Sustainable Communication Systems(ICESC).IEEE,2020:1131-1136. [8]LIU S,LAU F C M,SCHAFER B C.Accelerating FPGA proto-typing through predictive model-based HLS design space exploration[C]//Proceedings of the 56th Annual Design Automation Conference.2019:1-6. [9]DENNIS D K,PRIYAM A,VIRK S S,et al.Single cycle RISC-V micro architecture processor and its FPGA prototype[C]//2017 7th International Symposium on Embedded Computing and System Design(ISED).IEEE,2017:1-5. [10]JIANG X Z.Software-Hardware Co-emulation Automation Ve-rification Platform Design[D].Xi’an:Xidian University,2019. [11]SUKHWANI B,ROEWER T,HAYMES C L,et al.Contutto:A novel FPGA-based prototyping platform enabling innovation in the memory subsystem of a server class processor[C]//Proceedings of the 50th Annual IEEE/ACM International Sympo-sium on Microarchitecture.2017:15-26. [12]GUO H,HUANG L B,ZHENG Z,et al.Proto-perf:A fast and accurate performance evaluation method for general purpose processor prototype system[J].Computer Engineering and Science,2021,43(4):579-585. [13]Valgrind.Valgrind Documentation[EB/OL].(2022-10-24)[2022-09-26].https://valgrind.org/docs/manual/valgrind_ma-nual.pdf. [14]PHANSALKAR A,JOSHI A,JOHN L K.Analysis of redun-dancy and application balance in the SPEC CPU2006 benchmark suite[C]//Proceedings of the 34th Annual International Symposium on Computer architecture.2007:412-423. [15]CRIU.Checkpoint/restore in user space[EB/OL].(2013-12-26)[2022-09-26].https://criu.org/CRIU:About. [16]QEMU.QEMU is a generic and open source machine emulator and virtualizer[EB/OL].(2020-07-07)[2022-09-26].https://wiki.qemu.org/Main_Page. [17]WEAVER V M,MCKEE S A.Using dynamic binary instrumen-tation to generate multi-platform simpoints:Methodology and accuracy[C]//International Conference on High-Performance Embedded Architectures and Compilers.Berlin:Springer,2008:305-319. [18]CALDER B,SHERWOOD T,HAMERLY G,et al.Simpoint:Picking representative samples to guide simulation[J/OL].https://sites.cs.ucsb.edu/~sherwood/pubs/CHAPTER-simpoint.pdf. [19]SHERWOOD T,PERELMAN E,HAMERLY G,et al.Auto-matically characterizing large scale program behavior[J].ACM SIGPLAN Notices,2002,37(10):45-57. [20]LIKAS A,VLASSIS N,VERBEEK J J.The global k-means clustering algorithm[J].Pattern Recognition,2003,36(2):451-461. [21]HENNING J L.SPEC CPU2006 benchmark descriptions[J].ACM SIGARCH Computer Architecture News,2006,34(4):1-17. |
[1] | WANG Yao, LI Yi. Termination Analysis of Single Path Loop Programs Based on Iterative Trajectory Division [J]. Computer Science, 2023, 50(9): 108-116. |
[2] | GAO Guangyong, HAN Tingting, XIA Zhihua. Recoverable Data Aggregation Protocol for Wireless Sensor Networks Based on Reversible DigitalWatermarking [J]. Computer Science, 2023, 50(8): 333-341. |
[3] | SHEN Nan, CHEN Gang. Formalization of Inverse Matrix Operation Based on Coq [J]. Computer Science, 2023, 50(6A): 220400108-7. |
[4] | ZHANG Zelun, YANG Zhibin, LI Xiaojie, ZHOU Yong, LI Wei. Machine Learning Based Environment Assumption Automatic Generation for Compositional Verification of SCADE Models [J]. Computer Science, 2023, 50(6): 297-306. |
[5] | LUO Haiwen, WU Yangjun, SHANG Honghui. Many-core Optimization Method for the Calculation of Ab initio Polarizability [J]. Computer Science, 2023, 50(6): 1-9. |
[6] | ZHU Taojie, LU Jicang, ZHOU Gang, DING Xiaoyao, WANG Ling, ZHU Xiubao. Review of Document-level Relation Extraction Techniques [J]. Computer Science, 2023, 50(5): 189-200. |
[7] | GUO Nan, SONG Xiaobo, ZHUANG Luyuan, ZHAO Cong. Anonymous Batch Authentication Scheme in Internet of Vehicles for WAVE Security Services [J]. Computer Science, 2023, 50(4): 308-316. |
[8] | HUANG Rongfeng, LIU Shifang, ZHAO Yonghua. Batched Eigenvalue Decomposition Algorithms for Hermitian Matrices on GPU [J]. Computer Science, 2023, 50(4): 397-403. |
[9] | LIANG Jiali, HUA Baojian, SU Shaobo. Tensor Instruction Generation Optimization Fusing with Loop Partitioning [J]. Computer Science, 2023, 50(2): 374-383. |
[10] | YANG Liu, FAN Hongyu, LI Dongfang, HE Fei. IC3 Hardware Verification Algorithm Based on Variable Hiding Abstraction [J]. Computer Science, 2023, 50(11A): 230200112-6. |
[11] | MO Shangfeng, ZHOU Zhenfen, HU Yonghua, XU Minmin, MAO Chunxian, YUAN Yudi. Transplantation and Optimization of Row-vector-matrix Multiplication in Complex Domain Based on FT-M7002 [J]. Computer Science, 2023, 50(11A): 220900277-6. |
[12] | GAO Yuzhao, XING Yunhan, LIU Jiaxiang. Constraint-based Verification Method for Neural Networks [J]. Computer Science, 2023, 50(11A): 221000045-5. |
[13] | LU Pingjing, XIONG Zeyu, LAI Mingche. Survey on High-performance Computing Technology and Standards [J]. Computer Science, 2023, 50(11): 1-7. |
[14] | JIAN Qi-rui, CHEN Ze-mao, WU Xiao-kang. Authentication and Key Agreement Protocol for UAV Communication [J]. Computer Science, 2022, 49(8): 306-313. |
[15] | GUO Xing-chen, YU Yi-biao. Robust Speaker Verification with Spoofing Attack Detection [J]. Computer Science, 2022, 49(6A): 531-536. |
|