Abstract: As the integrated circuit size continues to increase, the complexity of system function has become increasingly high. Functional verification has become the bottleneck of the design flow. For large sequential circuits, the traditional sequential equivalen

Key words: Integrated circuits, Design verification, Equivalence checking, Storage element mapping