Computer Science ›› 2020, Vol. 47 ›› Issue (1): 321-328.doi: 10.11896/jsjkx.190100027
• Information Security • Previous Articles
CHEN Xiao-jie1,ZHOU Qing-lei1,LI Bin1,2
CLC Number:
[1]CHEN F T,YUAN J L.Enhanced Key Derivation Function of HMAC-SHA-256 Algorithm in LTE Network[C]∥Fourth International Conference on Multimedia Information NETWORKING and Security.IEEE Computer Society,Washingdon,DC,USA,2012:15-18. [2]ZHAO X J,GUO S Z,WANG T,et al.Improved Cache trace driven attack on AES and CLEFIA[J].Journal on Communications,2011,32(8):101-110. [3]WANG D,JIAN G P,HUANG X Y,et al.Zipf’s Law in Passwords[J].IEEE Transactions on Information Forensics and Security,2017,12(11):2776-2791. [4]MA J,YANG W N,LUO M,et al.A Study of Probabilistic Password Models[C]∥IEEE Symposium on Security and Privacy.USA:IEEE,2014:689-704. [5]WANG D,ZHANG Z J,WANG P,et al.Targeted Online Password Guessing:An Underestimated Threat[C]∥Proceedings of the 2016 ACM SIGSAC Conference on Computer and Communications Security.New York:USA,ACM,2016:1242-1254. [6]WANG P,WANG D,HUANG X Y.Advances in password security[J].Journal of Computer Research and Development,2016,53(10):2173-2188. [7]KOZIEL B,AZARDERAKHSH R,KERMANI M M,et al. Post-Quantum Cryptography on FPGA Based on Isogenies on Elliptic Curves[J].IEEE Transactions on Circuits and Systems I:Regular Papers,2017,64(1):86-99. [8]ZHANG C,LI P,SUN G,et al.Optimizing FPGA-based Acce- lerator Design for Deep Convolutional Neural Networks[C]∥Proceesing of the 2015 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays.New York:ACM,2015:161-170. [9]DABHADE S D,RATHNA G N,CHAUDHURY K N.A Reconfigurable and Scalable FPGA Architecture for Bilateral Filtering[J].IEEE Transactions on Industrial Electronics,2018,65:1459-1469. [10]LIU P,LI S,DING Q.An Energy-Efficient Accelerator Based on Hybrid CPU-FPGA Devices for Password Recovery[J].IEEE Transactions on Computers,2019,68(2):170-181. [11]ZHOU B,ZHANG Y Q,AN X J,et al.Optimization of RAR password brute-force cracking based on OpenCL [C]∥High-Performance Computing China 2014.2014:871-874. [12]AN X J,JIA H P,ZHANG Y Q.Optimized Password Recovery for Encrypted RAR on GPUs[C]∥IEEE InternationalConfe-rence on High PERFORMANCE Computing and Communications.IEEE Computer Society,2015:591-598. [13]LIU Z L,DONG X,LI D F.On the Hardware Implementations of the SHA-2(256,384,512) Hash Function[J].Microelectro-nics & Computer,2012,29(12):51-54. [14]ALGREDO-BADILLO I,FEREGRINO-URIBE C,CUMPLIDO R,et al.FPGA-based implementation alternatives for the inner loop of the Secure Hash Algorithm SHA-256[J].Microprocessors & Microsystems,2013,37(6/7):750-757. [15]JULIATO M,GEBOTYS C.A Quantitative Analysis of a Novel SEU-Resistant SHA-2 and HMAC Architecture for Space Missions Security[J].IEEE Transactions on Aerospace &Electronic Systems,2013,49(3):1536-1554. [16]MICHAIL H E,ATHANASIOU G S,KELEFOURAS V,et al.On the exploitation of a high-throughput SHA-256 FPGA design for HMAC[J].Acm Transactions on Reconfigurable Technology & Systems,2012,5(1):1-28. [17]TAN J,ZHOU Q L,SI X M,et al.Implementation and improvement of full-pipeline MD5 algorithm based on mimic compiter[J].Journal of Chinese Computer Systems,2017,38(6):1216-1220. [18]LEI Y W,DOU Y,GUO S.High precision Scientific Computation Accumulator on FPGA[J].Chinese Journal of Computers,2012,35(1):112-122. [19]WU Q,WANG X W,HUANG M.OpenFlow Switch Packets Pipeline Processing Mechanism Based on SDN[J].Computer Science,2018,45(10):295-299. [20]LI Y,ZHANG D X,YU F.Technology Mapping of FPGA On-Chip-RAM in RTL Synthesis[J].Acta Electronica Sinica,2016,44(11):2660-2667. [21]YU X F,LIU X B,HU B L,et al.Design of FIFO in High Speed Data Storage System Based on FPGA[J].Nuclear Electronics & Detection Technology,2010,30(1):59-62. [22]LI B,ZHOU Q L,SI X M.Mimic computing for password reco- very[J].Future Generation Computer Systems,2018,84:58-77. [23]ZHANG K,GUO F,ZHENG W et al.Design of a Pipeline-Coupled Instruction Loop Cache for Many-Core Processors[J].Journal of Computer Research and Development,2017,54(4):813-820. [24]LIN B,LI S S,LIAO X K,et al.Seadown:SLA-Aware Size-Sca- ling Power Management in Heterogeneous MapReduce Cluster[J].Chinese Journal of Camputers,2013,36(5):977-987. |
[1] | XIE Wan-cheng, LI Bin, DAI Yue-yue. PPO Based Task Offloading Scheme in Aerial Reconfigurable Intelligent Surface-assisted Edge Computing [J]. Computer Science, 2022, 49(6): 3-11. |
[2] | DONG Dan-dan, SONG Kang. Performance Analysis on Reconfigurable Intelligent Surface Aided Two-way Internet of Things Communication System [J]. Computer Science, 2022, 49(6): 19-24. |
[3] | FU Si-qing, LI Tie-jun, ZHANG Jian-min. Architecture Design for Particle Transport Code Acceleration [J]. Computer Science, 2022, 49(6): 81-88. |
[4] | GUO Biao, TANG Qi, WEN Zhi-min, FU Juan, WANG Ling, WEI Ji-bo. List-based Software and Hardware Partitioning Algorithm for Dynamic Partial Reconfigurable System-on-Chip [J]. Computer Science, 2021, 48(6): 19-25. |
[5] | LIU Dan, GUO Shao-zhong, HAO Jiang-wei, XU Jin-chen. Implementation of Transcendental Functions on Vectors Based on SIMD Extensions [J]. Computer Science, 2021, 48(6): 26-33. |
[6] | ZHANG Deng-ke, WANG Xing-wei, HE Qiang, ZENG Rong-fei, YI bo. State-of-the-art Survey on Reconfigurable Data Center Networks [J]. Computer Science, 2021, 48(3): 246-258. |
[7] | ZHANG Yuan-ming, YU Jia-rui, JIANG Jian-bo, LU Jia-wei, XIAO Gang. Intermediate Data Transmission Pipeline Optimization Mechanism for MapReduce Framework [J]. Computer Science, 2021, 48(2): 41-46. |
[8] | WANG Zhe, TANG Qi, WANG Ling, WEI Ji-bo. Joint Optimization Algorithm for Partition-Scheduling of Dynamic Partial Reconfigurable Systems Based on Simulated Annealing [J]. Computer Science, 2020, 47(8): 26-31. |
[9] | WANG Guo-peng, YANG Jian-xin, YIN Fei, JIANG Sheng-jian. Computing Resources Allocation with Load Balance in Modern Processor [J]. Computer Science, 2020, 47(8): 41-48. |
[10] | WU Qi, WANG Xing-wei, HUANG Min. OpenFlow Switch Packets Pipeline Processing Mechanism Based on SDN [J]. Computer Science, 2018, 45(10): 295-299. |
[11] | HE Lu-bei, LI Jun-nan, YANG Xiang-rui and SUN Zhi-gang. RESSP:An FPGA-based REconfigurable SDN Switching Architecture [J]. Computer Science, 2018, 45(1): 205-210. |
[12] | MA Ding, ZHUANG Lei and LAN Ju-long. Research on End-to-End Model of Reconfigurable Information Communication Basal Network [J]. Computer Science, 2017, 44(6): 114-120. |
[13] | ZHU Shu-qin, WANG Wen-hong and SUN Zhong-gui. Chosen Plaintext Attack on Image Encryption Algorithm Based on Bit Scrambling and Hyperchaos [J]. Computer Science, 2017, 44(11): 273-278. |
[14] | DU Zhi-hui, LIN Zhang-xi, GU Yan-qi, Eric O.LEBIGOT and GUO Xiang-yu. GPU Accelerated cWB Pipeline for Gravitational Waves Discovery [J]. Computer Science, 2017, 44(10): 26-32. |
[15] | ZHU Shu-qin, LI Jun-qing and GE Guang-ying. New Image Encryption Algorithm Based on New Four-dimensional Discrete-time Chaotic Map [J]. Computer Science, 2017, 44(1): 188-193. |
|